Sheet 1 of 1 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. FORM PTO-1449 PATENT AND TRADEMARK OFFICE 500395.02 09/758,970 (REV.7-80) APPLICANT(S) SURE STATEMENT Ronnie M. Harrison GROUP ART UNIT 2816 severaled est if necessary) FILING DATE January 9, 2001 U.S. PATENT DOCUMENTS FILING DATE SUBCLASS **CLASS** NAME DATE DOCUMENT NUMBER \*EXAMINER IF APPROPRIATE INITIAL 365 195 5,666,313 09/09/97 Ichiguchi 711 154 Manning 11/19/02 6,484,244 B1 AB AC ΑD ΑE ΑF AG ΑH ΑI ΑJ FOREIGN PATENT DOCUMENTS TRANSLATION CLASS SUBCLASS COUNTRY DATE DOCUMENT NUMBER NO YES ΑK ΑL AM AN AO OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) AP

**EXAMINER** 

AQ

AR

DATE CONSIDERED

\* EXAMINER:

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in

H:\IP\Documents\Clients\Micron Technology\300\500395.02\500395.02 pto 1449 12.doc

FORM PTO-1449	)		S. DEPARTMENT C		ATTY. DOCKET NO.		1	CATION NO.	once <u>r</u>		
(REV.7-80)	(REV.7-80) PATENT AND TRADEMARK OFFICE			300375.02							
	ORMA	ATION DISCLOSUI		ENT	APPLICANT(S) Ronnie M. Harrison	<u> </u>	,				
OIPE		(Use several sheets if new	cessary)		FILING DATE		2816	P ART UNIT			
FFD 2 0 00	<u> </u>				January 9, 2001			2010			
FEB 2 8 2008	<u></u>		U.S.	PATENT I	DOCUMENTS						
EXAMINER AN HEAL	KC.	DOCUMENT NUMBER	DATE		NAME	CLA	ASS	SUBCLASS	FILING IF APPRO		
	AA		-								
	AB										
	AC										
	AD										
	AE				,						
-	AF							·			
	AG										
	АН										
	Al										
	ΑJ										
٠			FOREI	GN PATEN	T DOCUMENTS						
		DOCUMENT NUMBER	DOCUMENT NUMBER DATE COUNTRY CLA		ASS	SUBCLASS	TRANS	LATION			
								<del></del>	YES	NO	
	AK										
	AL										
	AM					_					
	AN										
	AO								<u> </u>		
					Author, Title, Date, Pertinent						
the	Park, D. et al., "Fast Acquisition Frequency Synthesizer with the Multiple Phase Detectors", IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, Vol. 2, May 1991. pp. 665-668.										
	AQ										
EXAMINI	ER /	fair long	n and sex	<u></u>	DATE CONSIDERE	D //	1/0	12.00			
	1	to wife	THY			07	[28]	1200S			

APPLICATION NO. U.S. DEPARTMENT OF COMMERCE ATTY, DOCKET NO. FORM PTO-1449 500395.02 09/758,970 PATENT AND TRADEMARK OFFICE (REV.7-80) APPLICANTS THE ORMATION DISCLOSURE STATEMENT Ronnie M. Harrison GROUP ART UNIT (Use several sheets if necessary) FILING DATE Not Yet Assigned January 9, 2001 U.S. PATENT DOCUMENTS CLASS SUBCLASS FILING DATE EXAMINER OF DOCUMENT NUMBER DATE NAME IF APPROPRIATE 230.08 365 Martin et al. 6,005,823 12/21/99 НΑ 194 Harrison et al. 365 6,011,732 01/04/00 HB 365 233 Keeth 6,016,282 01/18/00 HC 635 233 Baker et al. 6,026,050 02/15/00 HD 400 713 6,029,250 02/22/00 Keeth HE 242 370 Mawhinney et al. 6,038,219 03/14/00 HF 104 710 Farmwald et al. 6,067,592 05/23/00 HG 365 6,101,152 08/08/00 Farmwald et al. нн 370 517 Keeth et al. 08/08/00 6,101,197 н 714 744 6,105,157 08/15/00 Miller HJ 327 41 6,160,423 12/12/00 Haq НK FOREIGN PATENT DOCUMENTS TRANSLATION SUBCLASS COUNTRY CLASS DATE DOCUMENT NUMBER YES X EP 02/19/86 0 171 720 A2 HL X JP (Abstract Only) 10/22/86 6-1237512 НМ X EP 0 295 515 A1 12/21/88 HN X 4/25/90 JP (+ Abstract) 2-112317 HO X **EP** 0 406 786 A1 1/9/91 HP X 10/9/91 **EP** 0 450 871 A2 HQ X 3/25/92 **EP** 0 476 585 A3 HR X 5/8/92 JP (+ Abstract) 4-135311 HS X 6/1/93 JP (+ Abstract) 5-136664 HT X 5-282868 10/29/93 JP (Abstract Only) ΗU X WO 94/29871 12/22/94 **PCT** DATE CONSIDERED **EXAMINER** anto u Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s). \* EXAMINER!

FORM PTO-1449 (REV.7-80)		•	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE						application no. 09/758,970		
O I PROPRIATION DISCLOSURE STATE			RE STATEM	ENT	APPLICANTS Ronnie M. Harrison						
APR 3 0 2007 19			(Use several sheets if necessary)			FILING DATE January 9, 2001		GROUP ART UNIT 28/6 Not Yet Assigned			
1	W.	<b>\$</b>	0 655 741 A2	5/31/95	EP					Х	
HX HX		нх	0 655 834 A1	5/31/95	EP					X	
		нү	WO 95/22200	8/17/95	PCT					X	
		HZ	WO 95/22206	8/17/95	PCT		-			X	
		ΙA	0 680 049 A2	11/2/95	EP					X	·
ів 0-7319577		12/8/95	JP (Abstra	act Only)	<u> </u>			X			
		IC	0 703 663 A1	3/27/96	EP					X	
		ID	0 704 848 A3	4/3/96	EP					X	
		ιE	0 704 975 A1	4/3/96	EP				X		
IF		IF	WO 96/10866	4/11/96	PCT					X	·
		IG	0 767 538 A1	4/9/97	EP					X	
/ IH WO 97/14289 4/24/97 РСТ		PCT					X				
	<u> </u>	11	WO 97/42557	11/13/97	PCT		•			X	
OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)  Alvarez, J. et al. "A Wide-Bandwidth Low Voltage PLL for PowerPC TM Microprocessor											
the		נו				th Low Voltage PLL fo 3-78. No. 6, June 1995,				proces	ssors
		ΙK	Anonymous, "400MHz SLDRAM, 4M X 16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," SLDRAM Consortium Advance Sheet, published throughout the United States, pp.1-22								
		IL	Anonymous, "Draft Standard for a High-Speed Memory Interface (SyncLink)", Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56								
		IM	Anonymous, "Programmable Pulse Generator", IBM Technical Disclosure Bulletin, Vol. 17, No. 12, May 1975, pp. 3553-3554								
		IN	Anonymous, "Pulse Combining Network", IBM Technical Disclosure Bulletin, Vol. 32, No. 12, May 1990, pp. 149-151								
Anonymous, "Variable Delay Digital Circuit", IBM Technical Disclosure Bulletin, Vol. 35, No. 4A, September 1992, pp. 365-366							ol. 35,				
EXAMINER Janguer					DATE CONSIDERED 04/28/05						
* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).											

, , , ,				Sheet <u>10</u> of <u>12</u>				
FORM PTO-14 (REV.7-80)	149	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 500395.02	APPLICATION NO. 09/758,970				
O INFERMATION DISCLOSURE STATEMENT			APPLICANTS Ronnie M. Harrison					
(Use several sheets if necessary)  APR 3.0 2000			FILING DATE January 9, 2001	GROUP ART UNIT 28/6 Not Yet Assigned				
A	ANUI SE	OTHER PRIOR ART (Including	Author, Title, Date, Pertinent Pages, Etc	.)				
Banca	IN CO							
IEEE Journal of Solid-State Circuits York, US, pp. 359-364 and pp. 528-								
	IQ	Arai, Y. et al., "A Time Digitizer CN 000597207, IEEE Journal of Solid-S 220	State Circuits, Vol. 31, No.2	, February 1996, pp. 212-				
Aviram, A. et al., "OBTAINING HIGH SPEED PRINTING ON THERMAL SEN SPECIAL PAPER WITH A RESISTIVE RIBBON PRINT HEAD", IBM Technic Disclosure Bulletin, Vol. 27, No. 5, October 1984, pp. 3059-3060								
	is	Bazes, M., "Two Novel Fully Comp IEEE Journal of Solid-State Circuits	lementary Self-Biased CM( , Vol. 26, No. 2, February 1	OS Differential Amplifiers", 991, pp. 165-168				
	ІТ	Chapman, J. et al., "A Low-Cost Hig International Test Conference, Paper	r 21.2, 1995, pp. 459-468					
	IU	Cho, J. "Digitally-Controlled PLL w Correction", ISSCC 1997, Paper No		Mechanism for Error				
	IV		th Resolution CMOS Timing Generator Based on an EE Journal of Solid-State Circuits, Vol. 31, No. 7, July					
	Combes, M. et al., "A Portable Clock Multiplier Generator Using Digital CMOS Standa Cells", IEEE Journal of Solid-State Circuits, Vol. 31, No. 7, July 1996, pp. 958-965							
	Donnelly, K. et al., "A 660 MB/s Interface Megacell Portable Circuit in 0.3 μm-0.7 μm CMOS ASIC", IEEE Journal of Solid-State Circuits, Vol. 31, No. 12, December 1996, pp. 1995-2001							
	IY	Goto, J. et al., "A PLL-Based Progra Oscillating Range for Video Signal 12, December 1994, pp. 1951-1956						
	Gustavsion, David B., et al., "IEEE Standard for Scalable Coherent Interface (SCI)," II Computer Society, IEEE Std. 1596-1992, August 2, 1993.							
	JA	778						
	JB	Ishibashi, A. et al., "High-Speed Clo CMOS SOG", IEEE Custom Integra	ated Circuits Conference, 19	92, pp. 27.6.1-27.6.4				
V	ıc	Kim, B. et al., "A 30MHz High-Spe February 1990	ed Analog/Digital PLL in 2	μm CMOS", ISSCC,				
EXAMIN	4	actorphysen	<u></u>	4/28/05				
* EXAMI	NER:	Initial if reference considered, whether or not criteria is in co conformance and not considered. Include copy of this form	nformance with MPEP 609. Draw line th with next communication to applicant(s).	rough citation if not in				

FORM PTO-1449 (REV.7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 500395.02	APPLICATION NO. 09/758,970				
O INFORMATION DISCLOSURE STATEMENT			APPLICANTS Ronnie M. Harrison					
		se several sheets if necessary)		GROUP ART UNIT 28/6				
Y	<b>3</b> /.	se several sheels if necessary)	FILING DATE	Not Yet Assigned				
APR 3.9 20	01 =4		January 9, 2001	Not Tel Assigned				
E.		OTHER PRIOR ART (Including	Author, Title, Date, Pertinent Pages, Etc.	)				
PADEM		Kikuchi, S. et al., "A GATE-ARRA"	Y-BASED 666MHz VLSI T	EST SYSTEM", IEEE				
1111	JD GE	International Test Conference, Paper	r 21.1, 1995, pp. 451-458					
	Ko, U. et al., "A 30-ps JITTER, 3.6-μs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4							
	JF	Lee, T. et al., "A 2.5V Delay-Locked International Solid-State Circuits Co 18.6, 1994, pp. 300-301	onference Digest of Technica	l Papers, Paper No. FA				
	ıG	Lesmeister, G., "A DENSELY INTE International Test Conference, Paper		MANCE CMOS TESTER",				
	)H	Ljuslin, C. et al., "An Integrated 16- Nuclear Science Symposium & Med 625-629	lical Imaging Conference Re	cord, Vol. 1, 1993, pp.				
	Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732							
	uit for Burst-mode al Papers, 1996, pp. 122-123							
	Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997							
	Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locki Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, Novemb 1995, pp. 1259-1266							
	Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp 1656-1665							
	Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip"; IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291							
	10	Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.						
	JP	Sidiropoulos, S. et al., "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers", IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, May 1997, pp. 681-690.						
V	JQ	Sidiropoulos, S. et al., "A CMOS 50 IEEE Symposium on VLSI Circuits	Digest of Technical Papers,	int to point link interface", 1994, pp. 43-44				
EXAMINE	He.	alor proyen	DATE CONSIDERED	128/05				
* EXAMINE	R: Initia	al if reference considered, whether or not criteria is in conformance and not considered. Include copy of this form	informance with MPEP 609. Draw line throwith next communication to applicant(s).	ough citation if not in				

FORM PTO-1449 (REV.7-80)			U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY, DOCKET NO. 500395.02	09/758,970				
(12111 00)	_			APPLICANTS	1				
ON	BIEM!	)IŢ	ON DISCLOSURE STATEMENT	Ronnie M. Harrison					
	•	S.	se several sheets if necessary)	FILING DATE	GROUP ART UNIT 28/6				
APR 3	9 2001			January 9, 2001	Not Yet Assigned				
		ĺ	OTHER PRIOR ART (Including	Author, Title, Date, Pertinent Pages, Etc.	)				
TRADEMAN OF			Sidiropoulos, S. et al., "A Semi-Digital DLL with Unlimited Phase Shift Capability and						
At al	JR		0.00-400Miz Operating range,	EE International Solid State	Circuits Conference,				
400			February 8, 1997, pp.332-333						
			Soyuer, M. et al., " A Fully Monolith						
	JS		Symposium on VLSI Circuits Diges	t of Technical Papers, 1994,	pp. 127-128				
			Taguchi, M. et al., "A 40-ns 64-Mb	DR AM with 64-h Parallel D	Pata Bus Architecture".				
<b>\</b>			IEEE Journal of Solid-State Circuits	Vol 26 No 11 Novembe	r 1991, pp. 1493-1497				
	Tt								
			Tanoi, S. et al., "A 250-622 MHz De	eskew and Jitter-Suppressed	Clock Buffer Using a				
	טנ		Frequency- and Delay-Locked Two-		ymposium on VLSI Circuits				
			Digest of Technical Papers, Vol. 11,	No. 2, pp. 85-86					
Tanoi, S. et. al., "A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using									
	JV		Loop Architecture", IEEE IEICE Tra	ans. Electron., Vol.E-79-C.	No. 7, July 1996, pp.898-				
			904						
			von Kaenel, V. et al., "A 320 MHz,	A 320 MHz, 1.5 mW @ 1.35 V CMOS PLL for Microprocessor					
	Clock Generation", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November				1, No. 11, November 1990,				
			pp. 1715-1722						
	Watson, R. et al., "Clock Buffer Chip with Absolute Delay Regulation Over Process and Environmental Variations", IEEE Custom Integrated Circuits Conference, 1992, pp. 25.2.								
			25.2.5	'4/T C	ligh Speed Reckplane Data				
			Yoshimura, T. et al. "A 622-Mb/s B Communication", IEEE Journal of S	Notice State Circuits Vol. 31	No. 7 Inly 1006				
]	JΥ			ond-State Circuits, voi. 31,	140. 7, July 1990,				
<i> </i>			pp. 1063-1066						
1/	İ								
V	JZ								
EXAMIN	ER			DATE CONSIDERED					
	5	H	astorpypypen	1)4/28/	05				
		10	// // 1/	4 1/2 /					
* EXAMIN	ER:	Initia	I if reference considered, whether or not criteria is in cor	nformance with MPEP 609. Draw line the with next communication to applicant(s).	rough citation if not in				

o:\ip\documents\clients\micron technology\300\500395.02\500395.02 ids-1449.doc